ADC AD-75D II User Manual Page 15

  • Download
  • Add to my manuals
  • Print
  • Page
    / 19
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 14
POWER MANAGEMENT SYSTEM DEVICE
©2012 Rev. 1.0 Page15
10. INTC
INTC block detects the state change of external input signals (GPIO 14 bits) and the internal interrupt signals,
and then it generates interrupt signals. INTC block has the following functions; chattering rejection (30ms),
forward interrupt mask, backward interrupt mask, and interrupt detecting type selection (level/rising
edge/falling edge detection). The interrupt signal INTOUT, which is output from this block, continues to output
“H” until the interrupt factor registers (<FACTOR1~3>) are cleared. To Wakeup (Warm Boost) from Deep
Sleep/Suspend, INT_SIGNAL is used.
10.1 Block Diagram
Rising
Falling
H level
Interrupt Mask
Interrupt Factor
[GPI0INT]
[GPI1INT]
default = 0
Default = H level
Default = Mask
0
1
2
0
1
2
5
6
7
0
1
2
5
6
7
0
1
2
5
6
7
1
2
1
2
0
0
0、1
2、3
4、5
0
1
2
0
1
2
5
6
7
0
INTC
PWRICGPIO
0、1
2、3
4、5
2、3
4、5
6、7
[GPCR0]
[GPCR ]
[GPCR
]
Default = 0 Through
30ms
Default=Mask
Default = 00
H level detection
[RTCINT]
[WAKEWAIT_sig]
[INT_SIGNAL]
[FIO01]
[FIO02]
(*6)
14 pins
Interrupt Mask
Chattering Rejection
Circuit
8 pins
<FMASK1[D7:D0]>
<FMASK2[D7:D0]>
<FMASK3[D7:D0]>
[32kHz]
<STATE1[D7:D0]>
<STATE2[D7:D0]>
<STATE3[D7:D0]>
[DET1DELAY]
<CLRFACT1[D7:D0]>
<CLRFACT2[D7:D0]>
<CLRFACT3[D7:D0]>
<DETMOD1L[D7:D0]>
<DETMOD1H[D7:D0]>
<DETMOD2L[D7:D0]>
<DETMOD2H[D7:D0]>
<DETMOD3L[D7:D0]>
<DETMOD3H[D7:D0]>
<FACTOR1[D7:D0]>
<FACTOR2[D7:D0]>
<FACTOR3[D7:D0]>
[SDETBAT]
[CHGINT]
[INTRB]
[INTRA]
[ADINT]
[GPI2INT]
Default=Mask
Default=Mask
Default=Mask
Default=Mask
Default=Mask
Total 22 signals
Default = Mask
Chattering
Rejection
0
From Charger
Default = 0 Through
Default = 0 Through
Default = 0 Through
Default = 0 Through
Default = 0 Through
Default = 00
H level detection
Default = 00
H level detection
Default = 00
H level detection
Default = 00
H level detection
Default = 00
H level detection
00
01
10
[FIO00]
<BMASK1[D7:D0]>
<BMASK2[D7:D0]>
<BMASK3[D7:D0]>
GPIO
Other Peripheral
[SDETADP] After
chattering rejection (30ms)
[SDETUSB] After
chattering rejection(30ms)
5
[GPI13INT]
[GPCR ]
6
5
2、3
[FIO13]
Fig 10-1 Block Diagram
Page view 14
1 2 ... 10 11 12 13 14 15 16 17 18 19

Comments to this Manuals

No comments